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Abstract: ATLAS LAr calorimeter will undergo its Phase-I upgrade during the long shutdown (LS2) in 2018, and
a new LAr Trigger Digitizer Board (LTDB) will be designed and installed. Several commercial-off-the-shelf (COTS)
multi-channel high-speed ADCs have been selected as possible backups of the radiation tolerant ADC ASICs for
the LTDB. To evaluate the radiation tolerance of these backup commercial ADCs, we developed an ADC radiation
tolerance characterization system, which includes the ADC boards, data acquisition (DAQ) board, signal generator,
external power supplies and a host computer. The ADC board is custom designed for different ADCs, with ADC
drivers and clock distribution circuits integrated on board. The Xilinx ZC706 FPGA development board is used
as a DAQ board. The data from the ADC are routed to the FPGA through the FMC (FPGA Mezzanine Card)
connector, de-serialized and monitored by the FPGA, and then transmitted to the host computer through the Gigabit
Ethernet. A software program has been developed with Python, and all the commands are sent to the DAQ board
through Gigabit Ethernet by this program. Two ADC boards have been designed for the ADC, ADS52J90 from
Texas Instruments and AD9249 from Analog Devices respectively. TID tests for both ADCs have been performed
at BNL, and an SEE test for the ADS52J90 has been performed at Massachusetts General Hospital (MGH). Test
results have been analyzed and presented. The test results demonstrate that this test system is very versatile, and
works well for the radiation tolerance characterization of commercial multi-channel high-speed ADCs for the upgrade
of the ATLAS LAr calorimeter. It is applicable to other collider physics experiments where radiation tolerance is
required as well.
Key words: Radiation tolerance characterization, High-Speed multi-channel ADC, Total ionization dose, Single
event effect
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1 Introduction
In order to support and extend the physics programs
and discovery reach of the ATLAS experiment at LHC,
ATLAS will have a long shutdown and Phase-I upgrade
in 2018. A new LAr Trigger Digitizer Board (LTDB) will
be installed in the available spare slots of the front-end
crates of the Liquid Argon (LAr) calorimeter. The ana-
log to digital converter (ADC) is a key electronic compo-
nent of LTDB since there are 320 channels of analog sig-
nals from front-end, and all of them need to be digitized
on the LTDB [1]. Due to the critical radiation environ-
ment inside the LAr calorimeter, long-term exposure to
ionizing radiation will cause parametric degradation and
ultimately functional failure in electronic devices, so all
the electronic devices installed inside the LAr calorime-
ter should be radiation tolerant. To fulfill the radiation
tolerance requirements of the LTDB, radiation tolerant
ADC ASIC designs are being developed. In the mean-
time, several commercial ADCs have been chosen as pos-
sible backups for the ADC ASIC.
Commercial ADCs are not specifically designed for a
radiation environment, so their radiation tolerance spec-
ifications are not available. In order to assess whether
these commercial ADC candidates are suitable for the
LTDB design of the LAr calorimeter upgrade, a generic,
flexible radiation tolerance characterization system for
multi-channel high-speed ADCs is developed.
In this paper, the test methods to perform the total
ionizing dose (TID) test and single event effect (SEE)
test are first described in Section 2. Section 3 provides
an overview of the whole radiation characterization sys-
tem, followed by a description of the hardware design of
the ADC boards, Xilinx ZC706 [2] development board
based FPGA firmware design, and host software design
in Sections 4 to 6. Finally, the test setup and results
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of the TID and SEE tests of two commercial ADCs are
presented in Sections 7 and 8.
2 Test Methods
2.1 TID Test
TID is a long-term effect of radiation on an elec-
tronic device due to the cumulative energy deposited in
the material. Typical effects of TID include parametric
degradation, or variations in device parameters such as
leakage current, threshold voltage or functional failures.
Specific to ADC devices, the signal-to-noise ratio (SNR)
and power consumption are two essential and testable
parameters.
For an ADC device, the radiation tolerance is charac-
terized by tracking two key parameters, the power con-
sumption and signal-to-noise ratio (SNR) of the digitized
data, according to the accumulation of the total ioniza-
tion dose.
External linear power supplies are used to provide the
necessary stable power to the ADCs under test. The cur-
rent consumption of every power rail of the power sup-
plies is recorded to study the trend of power consumption
versus total dose. In the meantime, a sine-wave signal is
generated by the signal generator and fed into the ADC
for digitization. The characterization system will cap-
ture 16 thousand sampling points of digitized data every
minute during the TID test, and store them in the host
computer. An offline FFT calculation is used to check
the SNR degradation tendency as the total dose accu-
mulates.
2.2 SEE Test
A SEE in an ADC is a change of state caused by the
strike of a single ionizing particle, which can deposit suf-
ficient energy to the sensitive nodes in the ADC. There
are many types of SEE and they can be divided into two
main categories: soft error and hard error [3].
In this paper, the SEEs of the ADC are divided into
three categories: single event upset (SEU), single event
function interrupt type A (SEFI-A) and single event
function interrupt type B (SEFI-B). SEU refers to bit-
flip events and can be categorized as a soft error. SEFI
refers to a function interrupt of the device, from which
the device cannot recover to its correct working state au-
tomatically. Type A SEFIs are function interrupts that
can be recovered by a hardware reset, and type B SEFI
are function interrupts that need a power recycle to bring
the device back to its normal operational status.
As shown in the SEE test flow chart of Figure 1,
the first step after the start of the SEE test is the LUT
calculation and configuration. The host computer will
capture 16 thousand points of output data from all the
ADC channels, then calculate the average waveforms
and configure them into a lookup table (LUT). After
the phase adjustment and threshold setting, the FPGA
continuously checks the difference between the output
of the LUT and ADC. If the difference exceeds the pre-
set threshold, an SEE event will be flagged and the test
beam will been stopped. Sixteen thousand points of
ADC data from all the ADC channels are recorded, in-
cluding the data of 1024 sampling points before the point
where the SEE event is flagged.
Fig. 1. Flow chart of the SEE test method.
The event type of the flagged SEE event is determined
by the approaches that can bring the device back to its
normal status as described before.
After the flagged SEE event is categorized and the
device is back to its normal operational status, the SEE
checker starts again after the LUT has been re-calculated
and re-configured.
3 System Overview
Figure 2 shows the block diagram of the ADC radia-
tion tolerance characterization system. The system com-
prises several power supplies with the Ethernet GPIB
controller, a signal generator with splitter, the DUT
(Device Under Test, the ADC) board, DAQ board, an
Ethernet-controlled power outlet, an Ethernet router,
and a host computer.
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Fig. 2. Block diagram of the characterization system.
The analog signal is generated by the signal generator
and then split into 16 analog signals, which are fed into
the ADC under test. To make the signal synchronized
to the FPGA clock, a 10 MHz SYNC clock is generated
by the FPGA and sent to the signal generator.
In this system, external power supplies are used to
provide multiple power rails to the ADC under test.
Since the external power supplies can be shielded sepa-
rately, the error caused by the degradation of the power
supply can be eliminated compared to the onboard volt-
age regulator solution. The current and voltage of all the
power rails are monitored and recorded every minute by
the host computer through the GPIB interface during
the test period.
The DUT board is an ADC-specific custom designed
FMC mezzanine board. The ADC and its driver circuits
are implemented on this board. Analog signals from the
splitter are fed into this board, then all of them are dig-
itized by the ADC. The digital outputs of the ADC are
routed to the FMC connector directly. An FMC exten-
sion cable is used to connect the ADC board to the DAQ
board.
The DAQ board is the core of this ADC characteriza-
tion system, and it is based on the Xilinx ZC706 FPGA
development board. All the digital data from the ADC
are received and processed by the DAQ board. The asso-
ciated TID and SEE test methods mentioned in Section
2 are implemented on this board.
The host computer is used to run the test software
and issue all the control commands. All essential data
and logs from the DAQ board are transferred to the host
computer and stored on its hard drive for offline analysis.
The Ethernet router is used to connect all components
with Ethernet interface and the host computer.
In addition, the power for all the components of this
system are connected to a power outlet which can be
controlled remotely through the Ethernet interface. The
power recycles of all the components in this system can
be easily performed by configuring the power outlet.
4 ADC Board Design
Two similar ADC boards have been designed, for the
ADS52J90 [4] from Texas Instruments and AD9249 [5]
from Analog Devices respectively. Photos of these two
boards are shown in Figure 3. Both ADC boards have
similar architecture, which is shown in Figure 4(a) as a
simplified block diagram. The ADC boards comprise 16
channels of ADC driver circuit, a clock generator/buffer
chip, the ADC, and external power connectors.
The clock requirements of the ADS52J90 and
AD9249 are different, so different clock schemes are im-
plemented. For the ADS52J90, it has a JESD204B inter-
face, which requires a frame clock and a sampling clock
from the same clock source with different frequency. The
clock generator LMK03200 from TI is implemented to
produce these clocks from a source clock generated by
the FPGA. For the AD9249, it only needs a sampling
clock, so a 2:4 clock buffer is used to select the clock
source for the ADC.
All the digital outputs and control signals of the ADC
are connected to the DAQ board through the FMC con-
nector. The FMC connector is a 400-pin high-density
connector, and the pin-out of all the signals is compati-
ble with the VITA 57.1 standard [6].
The circuit of the ADC driver is shown in Figure 4(b).
It is a single-end to differential amplifier. The output of
the differential amplifier is DC coupled to the ADC. The
common-mode voltage of the differential output is deter-
mined by the output-common voltage of the ADC.
010201-3
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(a) (b)
Fig. 3. Photos of the ADC board: (a) ADC board for the ADS52J90 from Texas Instruments; (b) ADC board for
the AD9249 from Analog Devices.
5 FPGA Firmware
The block diagram of the FPGA firmware is shown
in Figure 5. The firmware is compatible with both ADC
boards, and two different kinds of ADC interface are im-
plemented.
Fig. 5. Block diagram of the ZYNQ FPGA firmware.
The LUT is built with internal block memory, and
the contents of the LUT are calculated by the host com-
puter according to the data acquired from the ADC.
When the test is started, the data from the LUT is
synchronized with the ADC data and sent to the SEU
checker. The SEU checker will check the difference of
the data from ADC and LUT, and an SEE event will
be flagged when the difference is bigger than the pro-
010201-4
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(a)
(b)
Fig. 4. (a) Block diagram of the ADC boards. (b) Simplified schematic of the ADC driver circuit.
grammable threshold.
The SEE event flag will trigger a data readout pro-
cedure, where 16 thousand points of the ADC data and
the LUT data are buffered into the DDR3 memory and
read out by the host computer. All the data are stored
on the hard drive for offline analysis.
In addition, an ADC controller is implemented to
configure the ADS52J90 and AD9249 through the SPI
and uWIRE interface respectively.
A light-weight IP (LWIP) protocol [7] is implemented
in the processing system of the ZYNQ FPGA on the
DAQ board ZC706. The host computer can talk to
the system through the Ethernet link. The ZYNQ pro-
cessing system will decode the commands from the host
computer and route them to different function modules
through the AXI4 bus.
6 Host Software
The host software is responsible for sending com-
mands to the DAQ board and reading all the essential
data from the DAQ board. The software is developed
with Python and its GUI is based on the PYQT library.
The host software works as a TCP/IP client of the DAQ
board, and communicates with the DAQ board through
TCP/IP sockets.
7 Test Setup
The TID test was performed by using the 60Co source
at the Solid State Gama-Ray Irradiation Facility at BNL.
The dose rate at the position where the ADC boards
were mounted is about 10 kRad(Si)/hour. The accurate
dose rate was determined by optically stimulated lumi-
nescence (OSL) dosimeters provided and read by Lan-
dauer Inc. with an error of ±6%.
The high-energy proton facility used to perform the
SEE test is the proton beam facility of Francis H. Burr
Proton Therapy Center at Massachusetts General Hos-
pital (MGH) [8] located in Boston. This is a proton
beam facility with an energy that can be adjusted from
70 MeV to 230 MeV for a circular beam spot size of ap-
proximately 2.5 cm in diameter, and a flux that can be
tuned from 5×107 to 1×109p·cm−2·s−1 with a variance in
flux of approximately 10% across the spot [8]. The flux
was fixed at 5 ×107p ·cm−2 ·s−1 during the SEE test.
The components of the system setup are similar for
the TID test and SEE test, except for the shielding
method. Many lead bricks were used to shield our DAQ
board, power supplies, signal generators, and router dur-
ing the TID test, while polyethylene bricks were used to
do the shielding when performing the SEE test.
The test setup configuration is shown in Figure 2.
The analog signal fed into the ADC is generated by an
RF signal generator SG384 from Stanford Research Sys-
tems, and it is a sine wave signal. The frequency of this
sine wave signal is set as 39.0625 KHz to get 1024 sam-
pling points for one wavelength of the signal with 40 MHz
sampling frequency. The sine wave signal is then split by
the 1:16 analog signal splitter, and fed into the 16 analog
channels of the ADC under test. Two Agilent 34972A
power supplies were used to provide separate power to
010201-5
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(a) (b)
Fig. 6. Field photos of the TID test at BNL and SEE test at MGH. (a) Lead bricks were used to shield all the
components except the ADC under test during the TID test. (b) Polyethylene boxes were used to protect the DAQ
board from the proton beam during the SEE test.
the ADC during the test. These could be controlled and
monitored through the GPIB interface. The ADC board
and the DAQ board were connected by a 10-inch FMC
extension cable (see Figure 6). The DAQ board was kept
far away from the center of the radiation so it could be
shielded separately.
The host computer was connected to the router with
a long Ethernet cable, and was placed in the control
room, which is free from radiation.
8 Test Results
TID tests of two samples of ADS52J90 and one sam-
ple of AD9249 have been performed. For the test of the
two ADS52J90 samples, different data output interfaces
were used during the TID test. The dose rate was set
at 10 kRad(Si)/hour, and each test was planned for 30
hours since the test target is 300 kRad(Si). The TID
test of the AD9249 was stopped at 150 kRad(Si) after
the device stopped working after 110 kRad(Si) of irra-
diation. For the two ADS52J90 samples, the test with
the JESD204B interface completed at 300 kRad(Si) as
planned but the test with the LVDS interface was ex-
tended to 700 kRad(Si).
Figure 7 and Figure 8 show the current consumption
plots of the three power rails of the ADS52J90 with the
two different interfaces through the TID test. Current
increases are less than 5% after 300 kRad(Si) irradiation
for both ADS52J90 samples, working with LVDS and
JESD204B data interfaces respectively. The power rail
DVDD is the core power of the JESD204B serializer and
the power rail LVDD is used to power the LVDS driver
of ADS52J90 [4], so the power consumption of these two
power rails are different when the device is working with
different data interfaces. A power recycle was performed
at the 55 kRad(Si) point, and the performance of the
ADC was unchanged.
Fig. 7. Current consumption change of ADS52J90
working with LVDS interface.
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Fig. 8. Current consumption change of ADS52J90
working with JESD204B interface.
Figure 9 shows the current consumption plot of two
power rails of the ADC AD9249. The recorded data
shows that the analog power increased significantly af-
ter 50 kRad(Si) of irradiation. In addition, the device
could no longer work after being irradiated for about
110 kRad(Si). This result is similar to previous TID test
results [9] of ADCs from Analog Devices.
The SEE test modules were running throughout the
TID test. No bit-flip errors or function failures were ob-
served during the TID tests of both ADCs.
Fig. 9. Current consumption change of AD9249
during the TID test.
Since the TID test results of the AD9249 show it can
survive only a relatively low total dose, only two samples
of ADC ADS52J90 were tested during the SEE test at
MGH. One sample operated with the LVDS data out-
put interface and the other with the serial JESD204B
interface.
The most common kind of SEE event observed during
the SEE test is SEU. Figure 10(a) shows a typical sin-
gle point SEU event and Figure 10(b) a multi-point SEU
event. In both situations, the ADC can automatically
be restored to its normal operational status quickly.
SEFI events did not occur as frequently as SEU
events, and only type A SEFI events were observed dur-
ing the SEE test of the ADC ADS52J90. The ADC
cannot recover itself from the SEFI state, and needs a
hardware reset through the dedicated pin of the ADC.
Figure 10(c) shows a phase shift event and Figure 10(d)
shows a power down event, both typical SEFI-A events.
Other types of SEFI-A events were observed during
the SEE test of ADS52J90, including gain change and
SPI configuration interface malfunction.
After analysis of all the offline data of the SEE test,
the cross sections of SEU and SEFI-A events were de-
termined (see Table 1). The SEE cross sections of the
ADS52J90 working with LVDS and JESD204B interfaces
are very close, but the cross section of SEFI-A events
is much higher for the ADC with the JESD204B inter-
face. This is reasonable since the digital part of the serial
transmission of the JESD204B link is much more com-
plicated than the LVDS transmission.
Table 1. Measured cross sections of the SEE
events of ADS52J90 in cm−2 per device.
SEE Type LVDS Output JESD204B Output
SEU 3.6×10−10 3.1×10−10
SEFI-A 6.7×10−12 8.4×10−11
SEFI-B - -
9 Conclusion
In this paper, the design of an ADC radiation tol-
erance characterization system for the Upgrade of the
ATLAS LAr Calorimeter is presented. Two COTS ADC
test boards have been designed and tested using this sys-
tem. Various interesting radiation tolerance features of
these two ADCs during the TID test and SEE test have
been observed.
According to the radiation tolerance criteria for
COTS (single-lot) devices of the LAr electronics for oper-
ation at HL-LHC for a total luminosity of 3000 fb−1, the
estimated integrated ionization dose with a safety factor
010201-7
Development of an ADC Radiation Tolerance Characterization System for the Upgrade of the ATLAS LAr Calorimeter
(a) (b)
(c) (d)
Fig. 10. Typical SEE events of ADS52J90 during the SEE test: (a) Single-point SEU event; (b) Multi-point SEU
event; (c) Phase change SEFI-A event; (d) Power down SEFI-A event.
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of 7.5 is 250 kRad(Si) and the high-energy (E> 20MeV )
hadron fluence with a safety factor of 2 is 3.8×1012 h/cm2
[11].
If we only consider the TID requirements of the LAr
electronics, the ADS52J90 working with either the LVDS
or JESD204B interface is appropriate for the LTDB ap-
plication. But a total of 64 barrel LTDB boards (giving a
total of 1280 16-channel ADCs) will be installed into the
ATLAS calorimeter, and the expected number of SEU
and SEFI-A events in an LHC operation fill period (10
hours, the estimated integrated luminosity is 2 fb−1) are
1167 and 22 respectively if the measured cross sections of
SEE and SEAF-A for ADS52J90(LVDS) in Table 1 are
applied. These rates are relatively higher than the ex-
periment’s requirements, therefore neither of the ADCs
presented in this paper are qualified for the LTDB ap-
plication.
The test results show that this characterization sys-
tem works well and is flexible for multiple-channel high-
speed ADCs with LVDS or JESD204B interfaces. It is
applicable to other collider physics experiments where
characterization for radiation tolerant ADCs is required.
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